

## CE653 – Asynchronous Circuit Design

Instructor: C. Sotiriou

<http://inf-server.inf.uth.gr/courses/CE653/>

1


CE-653 - De-Synchronisation Methodology 17/3/2014

## De-synchronization Theory and Fundamentals

17/3/2014



CE-653 - De-Synchronisation  
Methodology

2



## Prior work

- **Micropipelines** (Sutherland, 1989)
- **Local generation of clocks**
  - Varshavsky et al., 1995
  - Kol and Ginosar, 1996
- **Theseus Logic** (Ligthart et al., 2000)
  - Commercial HDL synthesis tools
  - Direct translation and special registers
- **Phased logic** (Linder and Harden, 1996)  
(Reese, Thornton, Traver, 2003)
  - Conceptually similar
  - Different handshake protocol (2 phase vs. 4 phase)




# Synchronous flow

17/3/2014

CE-653 - De-Synchronisation  
Methodology


7






17/3/2014


CE-653 - De-Synchronisation  
Methodology

8



















## De-synchronized flow



















# Flow equivalence

[Guernic, Talpin, Lann, 2003]

17/3/2014



CE-653 - De-Synchronisation  
Methodology



31







CE-653 - De-Synchronisation  
Methodology







































# Can we increase concurrency ?



17/3/2014

CE-653 - De-Synchronisation  
Methodology


53



17/3/2014


CE-653 - De-Synchronisation  
Methodology



54







Can we reduce concurrency ? How much ?



17/3/2014 CE-653 - De-Synchronisation Methodology 55






















**Theorem:**

the de-synchronization protocol  
preserves flow-equivalence

**Proof:** by induction on the length of the traces

Induction hypothesis: same latch values at reset


Induction step:

same values at cycle  $i \rightarrow$  same values at cycle  $i+1$

CE-653 - De-Synchronisation  
Methodology


17/3/2014

69






**Theorem:**

any reduction in concurrency preserves flow-equivalence



**Any hybrid approach preserves flow-equivalence !**





# Live-ness?

## ■ Preservation of flow-equivalence:

*all the generated traces are equivalent*


## ■ Are all traces generated ? (Is the marked graph live ?)

*Not always !*

17/3/2014

CE-653 - De-Synchronisation  
Methodology

75




### Semi-decoupled 4-phase handshake protocol

17/3/2014

Liveness: all cycles have at least one token [Commoner 1971]

CE-653 - De-Synchronisation  
Methodology

76





## Results regarding Live-ness

- At least three latches in a ring are required with only one data token circulating [Muller 1962]


**Theorem:**  
*any hybrid combination of protocols is live if the simple 4-phase protocol is not used*

**Proof:** *any cycle has at least one token*





# ASPIDA DLX block diagram



## De-synchronization on FPGA

# ASPIDA FPGA Implementation

- Xilinx Spartan IIE FPGA on a Diligent 2DE board
- FPGA contained:
  - De-synchronized DLX,
  - Processor memories
  - VGA driver
- Implemented Xilinx ISE
- Technology-portable Verilog design
- The full integer ISA and interrupt support is included
- DLX runs the “Game of Life” Algorithm
  - Fully-asynchronous
- VGA is fully synchronous



17/3/2014

<http://www.aspidan.gr/carv/async/demo/>

CE-653 - De-Synchronisation  
Methodology

86

## De-synchronized DLX on FPGA



17/3/2014

CE-653 - De-Synchronisation  
Methodology

87

# ASPIDA ASIC Design


17/3/2014

CE-653 - De-Synchronisation  
Methodology

88

## ASPIDA IC

- 32-bit RISC CPU
- EU funded research project
- Two fully-functional ICs were manufactured with IHP 0.25um technology
- Runs in both *synchronous* and *de-synchronized* modes,
  - Direct comparison of results
- Measurements
  - Performance, Voltage scaling and EME measurements
  - On-tester functional tests
  - Lab analysis




17/3/2014

CE-653 - De-Synchronisation  
Methodology

89

# ASPIDA IC Testing




17/3/2014

CE-653 - De-Synchronisation  
Methodology

90

## ASPIDA PCB Design



PCB with RISC IC (back)



PCB with RISC IC (front)


17/3/2014

- 32-bit RISC CPU with DFV and adaptive (P, V, T) timing
- DFV embedded automatically to RISC CPU Verilog netlist using NanoSync V0 tool
- 700K Transistor Design, 0.25um CMOS process
- Full-scan testable, Adaptive Timing operation
- DFV Voltage Scaling from 3.3V down to 0.95V (2.5V process nominal)
- DFV Speed Scaling period from 18ns cycle @ 2.5V to 4,000ns @ 0.95V

CE-653 - De-Synchronisation  
Methodology[Back](#)

91

## ASPIDA TEM Cell Measurements



17/3/2014

CE-653 - De-Synchronisation  
Methodology

92

## ASPIDA Results



17/3/2014

CE-653 - De-Synchronisation  
Methodology

93



## ASPIDA Measurements



### Performance results

- Synchronous: 52 MHz
- De-Synchronized: all chips worked above 63 MHz
- ~20% Lower-power through Voltage Scaling!

### Power results

- Scaling: 200 mW (50 MHz) dropped to 98 mW (30 MHz)
- Chips could scale down to 0.95 V (250 KHz), well beyond allowed voltage

### EME reduction

- 30 dB (average)
- 50 dB (max)
- EME measurements were done using a TEM cell to guarantee accuracy

17/3/2014

CE-653 - De-Synchronisation Methodology

94

## ASPIDA Schmo Plot



- Period vs. VDD for desynchronized operation
- Fully functional on any voltage above 0.95 V


17/3/2014

CE-653 - De-Synchronisation Methodology

[Back](#)

95

# ASPIDA EME Results




■ **ASPIDA running Factorial on TEM**

CE-653 - De-Synchronisation  
Methodology

17/3/2014

96

# ASPIDA EME Results




■ **ASPIDA running Matrix on TEM**

CE-653 - De-Synchronisation  
Methodology

17/3/2014

97

# Energy Spreading Effect



17/3/2014

CE-653 - De-Synchronisation  
Methodology

98

## Conclusions

- Asynchronous is NOT a Religion!
  - Stop evangelizing goodness Axioms
  - It is NOT about asynchronous OR synchronous!
  - It is about clocking selectively!
- Need Pragmatic Design Approaches and Flows
- Need New EDA Tools
- Need New EDA Algorithms
- Don't need new Library Cells for ASIC/SoC
- Don't need new Silicon Architecture for FPGAs
- Killer Apps are here to stay; Understand them!
  - SoC synchronization
  - Low-Power
  - Variability

17/3/2014

CE-653 - De-Synchronisation  
Methodology

99