

# CE653 – Asynchronous Circuit Design

Instructor: C. Sotiriou

<http://inf-server.inf.uth.gr/courses/CE653/>

1

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## Contents

- ▶ Micropipeline Pitfalls
  - ▶ Deadlocks in rings
- ▶ Token Occupancy in Pipeline
  - ▶ Half-Buffer
  - ▶ Full-Buffer
- ▶ **C Element Extensions and Generalisations**
- ▶ Taxonomy of Latch Controllers and Examples
  - ▶ Micropipeline/Simple 4-phase *studied earlier*
    - ▶ *Analysis completed in this slide set*
  - ▶ Semi-Decoupled
  - ▶ Fully-Decoupled
  - ▶ De-synchronisation
  - ▶ IPCMOS/GaSP?
- ▶ S-Covering vs. PTnet based Implementation

▶ 2

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## Micropipeline Pitfalls

3

CE-653 - Latch Controller Designs - Case Studies 4/3/2014


## Micropipeline Rings

- ▶ So far focused on Linear Pipelines
- ▶ A Latch Controller Ring is a very useful structure
  - ▶ Data tokens go around the ring
  - ▶ Represents basic iterative computation
  - ▶ May include entry/exit points
  - ▶ How do I build a ring?
    - ▶ **Connect Rout/Aout of RHS controller to Rin/Ain of a LHS controller**
  - ▶ Does it *always* work with micropipelines?

▶

## Micropipeline 2-Stage Ring

- ▶ PTnet Cycles with no tokens → **Deadlock!!!**
- ▶ Commoner's Theorem:
  - ▶ **Deadlocked systems include an unmarked cycle**
- ▶ *Can I find a valid marking to make it live?*




## Micropipeline Analysis - MSFSMs

- ▶ Two-stage Micropipeline FSMs:


First stage FSM

Second stage FSM



- ▶ Ring →  $Rin = Rout, Ain = Aout$
- ▶ **Never LIVE!!!**

## Micropipeline 3-Stage Ring




- ▶ Deadlocked at initial (original) marking



## Micropipeline Analysis - MSFSMs


- ▶ Three-stage Micropipeline Ring FSMs:



- ▶ Now:  $Rin = Rout, Ain = Aout$
- ▶ Live when?  $Rout', Ry', Rx$  initial states




## Live Micropipeline 3-Stage Ring with Alternate Marking



► Live Marking Shown:  $R_{in+}$ ,  $R_{x+}$ ,  $R_{y-}$

Token Occupancy – Half vs. Full Buffers


## Full-Buffer PTnet Model



► 11

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## Half-Buffer PTnet Model



► 12

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## C Element Extensions and Generalisations

13

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## Boolean Function with Feedback

### ► Define:

- SET, KEEP and RESET functions which are feedback free
- $\text{RESET} = \text{U} - \text{SET}$  (OFF-set of SET), or
- $\text{RESET} \cap \text{SET} = \emptyset$
- $\text{KEEP} = \text{RESET}'$
- **Sole feedback of  $f$  is on the  $f$  line** (feeds back to input)

### ► Form 1 (Set and Keep):

- $f = (\text{SET function}) + f (\text{KEEP function})$

### ► Form 2 (Set and Reset):

- $f = (\text{SET function}) + f (\text{RESET function})'$

### ► Example


- Asymmetric C Element:
- $f = bc (\text{SET}) + f (ab')' (\text{RESET})'$

► 14

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## Composing C Elements

- ▶ Based on the C-Element Boolean Equation:
  - ▶ 2-input C-Element's Logic Function is:  
 $c = ab + c(a + b) = ab + bc + ac$
  - ▶ n-input C-Element is:  
 $c = a_1a_2...a_n + c(a_1 + a_2 + ... + a_n)$
- ▶ It can be shown that C gates are composable using their **set**, **keep** functions:
  - ▶  $c3\_set = a1a2a3$ ,  $c3\_keep = a1 + a2 + a3$
  - ▶  $c2\_set = a1a2$ ,  $c2\_keep = a1 + a2$ 
    - ▶  $o\_set = a1a2$ ,  $o2\_keep = a1 + a2$
    - ▶  $output\_set = (o\_set \cdot a3)$ ,  $output\_keep = (o\_keep + a3)$
- ▶ Thus:
  - ▶  $o\_set = c3\_set$ ,  $output\_keep = c3\_keep$




▶ 15

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## Asymmetric C Elements

- ▶ In certain cases, the Set and Reset logic of a C element is not identical
  - ▶ Obvious from PTnet specification of a controller
- ▶ Asymmetric C elements are an extension of the basic C
- ▶ Equivalent to SR Latch or Boolean feedback circuit as well



▶ 16

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies




## Taxonomy of Latch Controllers

17

CE-653 - Latch Controller Designs - Case Studies 4/3/2014


## Taxonomy of Latch Controllers - Signals



▶ 18

CE-653 - Latch Controller Designs - Case Studies 4/3/2014

## Taxonomy of Latch Controllers - Timing



19

CE-653 - Latch Controller Designs - Case Studies 4/3/2014


## Semi-Decoupled Latch Controller

20

CE-653 - Latch Controller Designs - Case Studies 4/3/2014



## Semi-Decoupled Latch Controller Circuit




- C-gate Set, Reset functions may be inferred from STG/PTnet specification of the controller

► 23

CE-653 - Latch Controller Designs - Case Studies 4/3/2014

## Semi-Decoupled – PTnet for 3 Stages



*Notice how critical cycle contains two "P"s  
(i.e., processing steps involving delay lines)*

- Is this an issue? Why?


►

## Fully-Decoupled Latch Controller

25


CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## Fully-Decoupled Latch Controller – STG and SG




- ▶ A again is redundant
- ▶ Lt is for active-low latch,
- ▶ B is internal signal
  - ▶ Needed for implementation

▶ 26

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## Fully-Decoupled Latch Controller PTnet


- ▶ Latch Control
  - ▶ L
  - ▶ L-, L+ in PTnet
- ▶ Signal INT,
  - ▶ Transitions INT+/INT-
  - ▶ Internal
    - ▶ For implementation purposes only



▶ 27

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## Fully-Decoupled Latch Controller Circuit



- ▶ Note Tradeoff between Concurrency and Circuit Complexity
- ▶ **PTnet concurrency is not confluent with circuit**

▶ 28


CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## 2 C-Element De-synchronisation Controller

30

CE-653 - Latch Controller Designs - Case Studies 4/3/2014

## 2 C-Element De-Synchronisation Controller




- ▶ Master Latch Enable:  $M = (A_{in} \neq R_{out})$  [XOR gate]
- ▶ Slave Latch Enable:  $S = (R_{out} == A_{out})$  [XNOR gate]

▶ 31

CE-653 - Latch Controller Designs - Case Studies 4/3/2014

## 2 C-Element De-Synchronisation Controller – Handshake Signals PTnet




- ▶ C elements obvious from PTnet Signal dependencies

▶ 32

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## 2 C-Element De-Synchronisation Controller




- ▶ Need multiple instantiations of M, S signals
  - ▶ Per control signal transition

▶ 33

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies



## 2 C-Element De-Synchronisation Controller – How to Merge M, S Signals using Choice




► Note: PTnet is now AC

► 34



CE-653 - Latch Controller Designs - Case Studies 4/3/2014

## 2 C-Element De-Synchronisation Controller Analysis - PTnets

► Reduction to Latch Control Signals (Verify)



► Characteristic Pattern:



► 35


CE-653 - Micropipeline Templates 4/3/2014

## De-Synchronisation Maximum Concurrency Controller

36

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies

## De-Synchronisation Maximum Concurrency Controller



▶ 37

CE-653 - Latch Controller Designs - Case 4/3/2014  
Studies