






 Good improvement over NCL Difficult to reduce area further without sacrificing 	Table 1. Area Comparison			
	Circuit	NCL_D	NCL_X	%
	AND16	480	186	-61%
	AND4	96	30	-69%
	IF_THEN_ELSE	72	38	-47%
	HA	72	56	-22%
	FA	176	118	-33%
	CLIPPER	448	237	-47%
	MUX_DECODER	456	352	-23%
	SET_CNT	490	456	-7%
	USHIFT	1264	762	-40%
	NCL_ADDRCONV	1356	1045	-23%
	SERIAL_CRC	2010	1936	-4%
	SYNC_STATE	2402	1934	-19%
•	BIT_CNT	2779	2432	-12%
delay-insensitivity	FSM_DATAPATH	10260	9290	-9%
	NCL_X2	15338	13852	-10%
	NCL_X1	18606	12724	-32%
	VITERBI DECODER	45198	38130	-16%
	Average	-	-	-28%










































































	Gated DR Circuits	
- 2		
_		







	Mixed SRDR Circuits
<u> </u>	

