

CE653 – Asynchronous Circuit Design

Instructor: C. Sotiriou

<http://inf-server.inf.uth.gr/courses/CE653/>

1

CE-653 - STG-based Logic Synthesis - Petrify

Contents


- ▶ STG Presentation
- ▶ Add:
 - ▶ Synthesis Conditions for Implementability
 - ▶ Boundedness, Consistency, CSC
 - ▶ Encodability
 - ▶ Slides 36, 37
 - ▶ Irreducible vs. Reducible CSC
 - ▶ Monotonic Covers Definition

▶ 2

CE-653 - STG-based Logic Synthesis - Petrify

Understanding SI Model

- ▶ Check circuit for disabled transitions in State Graph:




- ▶ There are no disabled transitions
 $1^* \rightarrow 1$ or $0^* \rightarrow 0$ in the State Graph
 - ▶ Thus circuit is SI
- ▶ This analysis assumes the unbounded delay model

▶ 3

CE-653 - STG-based Logic Synthesis - Petrify

Understanding SI Model

- ▶ Check circuit for disabled transitions in State Graph:




- ▶ Disabled transitions $1^* \rightarrow 1$ or $0^* \rightarrow 0$ in the State Graph
 - ▶ Thus circuit is not SI
 - ▶ Circuit is also not semi-modular
- ▶ This analysis assumes the unbounded delay model

▶ 4

CE-653 - STG-based Logic Synthesis - Petrify




Design flow



► 5

CE-653 - STG-based Logic Synthesis - Petrify

Specification





Signal Transition Graph (STG)

► 6

CE-653 - STG-based Logic Synthesis - Petrify



Token flow



► 7

CE-653 - STG-based Logic Synthesis - Petrify

State graph



► 8


CE-653 - STG-based Logic Synthesis - Petrify

Next-state functions

$$x = \bar{y} \cdot (x + \bar{y})$$

$$y = \bar{y} + \bar{z}$$

$$z = \bar{y} + \bar{y} \cdot z$$



▶ 9


CE-653 - STG-based Logic Synthesis - Petrify

Gate netlist

$$x = \bar{y} \cdot (x + \bar{y})$$

$$y = \bar{y} + \bar{z}$$


$$z = \bar{y} + \bar{y} \cdot z$$



▶ 10

CE-653 - STG-based Logic Synthesis - Petrify


Design flow



▶ 11

CE-653 - STG-based Logic Synthesis - Petrify


VME Bus Example



▶ 12

CE-653 - STG-based Logic Synthesis - Petrify


STG for READs



▶ 13


CE-653 - STG-based Logic Synthesis - Petrify

NEED Choice to select between READ OR WRITE



▶ 14


CE-653 - STG-based Logic Synthesis - Petrify



SI Asynchronous Circuit Synthesis

- ▶ **Goal:**
 - ▶ Derive a hazard-free circuit under a given delay model and mode of operation
- ▶ **Speed Independence**
 - ▶ Unbounded gate / environment delays
 - ▶ **Certain wire delays shorter than certain paths in the circuit**
 - ▶ **Wires LONGER than GATES!!!**
- ▶ **SI Implementability Conditions**
 - ▶ Consistency
 - ▶ Signal transitions alternate in all PTnet paths and thus Reachability Graph
 - ▶ Complete State Coding (CSC)
 - ▶ Each pair of Reachability Graph States have different state encoding, or if they share the same encoding, they enable different non-input (output) signals → distinguishable
 - ▶ Persistency → Semi-Modularity
 - ▶ Outputs cannot be disabled once enabled, Inputs cannot be disabled by Outputs


Design flow



► 17

CE-653 - STG-based Logic Synthesis - Petrify


STG for the READ cycle



► 18

CE-653 - STG-based Logic Synthesis - Petrify


Reachability Graph – Binary Encoding



► 19

CE-653 - STG-based Logic Synthesis - Petrify


Reachability Graph – Binary Encoding



► 20

CE-653 - STG-based Logic Synthesis - Petrify


Defining Excitation and Quiescent Regions



► 21

CE-653 - STG-based Logic Synthesis - Petrify

Forming the Next State Function



► 22

CE-653 - STG-based Logic Synthesis - Petrify

Extracting the Boolean Expression of the Next State Function

LDS = 0

	DTACK DSr			
	00	01	11	10
D LDTACK	00	0	0	-
	01	-	-	-
	11	-	-	-
	10	0	0	-


LDS = 1

	DTACK DSr			
	00	01	11	10
D LDTACK	00	-	-	-
	01	-	-	-
	11	-	1	1
	10	0	0	-

▶ 23

CE-653 - STG-based Logic Synthesis - Petrify


Design flow



▶ 24

CE-653 - STG-based Logic Synthesis - Petrify


Concurrency Reduction (Manual/Automatic) at State Graph Level



▶ 25

CE-653 - STG-based Logic Synthesis - Petrify


Concurrency Reduction – Migration to STG/PTnet Level



▶ 26

CE-653 - STG-based Logic Synthesis - Petrify


State Encoding Conflicts



► 27

CE-653 - STG-based Logic Synthesis - Petrify


Resolving Conflicts through Signal Insertion



► 28


CE-653 - STG-based Logic Synthesis - Petrify

Signal Insertion



CE-653 - STG-based Logic Synthesis - Petrify 29

Design flow



CE-653 - STG-based Logic Synthesis - Petrify

Complex-Gate Implementation

$$LDS = D + csc$$

$$DTACK = D$$

$$D = LDTACK \cdot csc$$

$$csc = DSr \cdot (csc + LDTACK)$$

▶ 31

CE-653 - STG-based Logic Synthesis - Petrify

Implementability Conditions - Revisited

- ▶ **Consistency**
 - ▶ Rising and falling transitions of each signal alternate in any trace
- ▶ **Complete state coding (CSC)**
 - ▶ Next-state functions correctly defined
- ▶ **Persistency**
 - ▶ No event can be disabled by another event (unless they are both inputs)

▶ 32

CE-653 - STG-based Logic Synthesis - Petrify

Implementability Conditions - Revisited

- Consistency + CSC + persistency




- There exists a speed-independent circuit that implements the behavior of the STG
 - under the assumption that any Boolean function can be implemented with one complex gate

▶ 33

CE-653 - STG-based Logic Synthesis - Petrify

Understanding Persistency




Speed independence \Rightarrow glitch-free output behavior under any delay


▶ 34

CE-653 - STG-based Logic Synthesis - Petrify

Simple STG Example - 1




Simple STG Example - 2



Simple STG Example - 3

	ab			
cd	00	01	11	10
00	0	0	0	0
01	0			1
11	1	1	1	1
10		1		


$$d = c + ad$$



▶ 39

CE-653 - STG-based Logic Synthesis - Petrify

C-Element Based Implementation



... $\rightarrow S^+ \rightarrow z^+ \rightarrow S^- \rightarrow R^+ \rightarrow z^- \rightarrow R^- \rightarrow \dots$

▶ Correctness Conditions:

- ▶ S (set) and R (reset) must be **mutually exclusive**
- ▶ S must cover $ER(z^+)$ and must not intersect $ER(z^-) \cup QR(z^-)$
- ▶ R must cover $ER(z^-)$ and must not intersect $ER(z^+) \cup QR(z^+)$

▶ 41

CE-653 - STG-based Logic Synthesis - Petrify

Monotonic Covers


- ▶ **Definition[Monotonic Cover]**
 - ▶ Cover Cube C is a monotonic cover for $ER(a^*)$ iff:
 - ▶ C covers all states $ER(a^*)$
 - ▶ C covers no states outside $ER(a^*) \cup QR(a^*)$
 - ▶ C changes only once inside $QR(a^*)$
- ▶ A Monotonic Cover ensures SI implementation using simple gates

▶ 42

CE-653 - STG-based Logic Synthesis - Petrify


C-Element Based Example

cd \ ab				
	00	01	11	10
00	0	0	0	0
01	0			1
11	1	1	1	1
10		1		





▶ 43

CE-653 - STG-based Logic Synthesis - Petrify



C-Element Based Example



- ▶ If the Reset $R = a' c'$ has an unbounded delay
- ▶ Then, starting from state 0000:
 - ▶ $a+; R-; b+; a-; c+; S+; d+;$
- ▶ The $a-, c+$ transition can cause a hazard at the Reset logic



▶ 44

CE-653 - STG-based Logic Synthesis - Petrify

C-Element Based Example




▶ 45


CE-653 - STG-based Logic Synthesis - Petrify

C-Element Based Example

ab \ cd	00	01	11	10
00	0	0	0	0
01	0			1
11	1	1	1	1
10		1		







Monotonic
Cover



▶ 46

CE-653 - STG-based Logic Synthesis - Petrify

Technology Mapping C-Element Implementations



generalized C elements (gC)

▶ 47

CE-653 - STG-based Logic Synthesis - Petrify


Speed-Independence - Summary

- ▶ Implementability conditions
 - ▶ Consistency
 - ▶ Complete State Coding (CSC)
 - ▶ Persistency
- ▶ Circuit architectures
 - ▶ Complex (hazard-free) gates
 - ▶ C elements with monotonic covers

▶ 48

CE-653 - STG-based Logic Synthesis - Petrify

Synthesis Exercise




- ▶ Derive circuits for outputs x and z
 - ▶ Both complex gate and C-element based implementations

▶ 49

CE-653 - STG-based Logic Synthesis - Petrify


Synthesis Exercise – x Output



50

CE-653 - STG-based Logic Synthesis - Petrify


Synthesis Exercise – z Output



51

CE-653 - STG-based Logic Synthesis - Petrify


Logic Decomposition - Example



► 52

CE-653 - STG-based Logic Synthesis - Petrify

Logic Decomposition - Example




► Can we decompose yz into an independent AND gate?


► 53

CE-653 - STG-based Logic Synthesis - Petrify

Logic Decomposition - Example



Logic Decomposition - Example




Timing Assumptions

- ▶ Relative Timing Assumptions can **significantly** reduce circuit complexity
- ▶ Timing assumptions effectively remove or make redundant PTnet/STG edges
- ▶ Extreme example:
 - ▶ A_{in} is not necessary, as controller and receiver are faster than sender
- ▶ Each timing assumption must be guaranteed by timing constraints at schematic or physical level or even system level
- ▶ Relative Timing Assumptions can be used to optimise timing by a great deal!

▶ 56

CE-653 - STG-based Logic Synthesis - Petrify


Timing Assumptions Example – SI Netlist




▶ 57

CE-653 - STG-based Logic Synthesis - Petrify


Timing Assumptions Example – SI Netlist – Adding Timing Assumptions



Timing Assumptions Example – SI Netlist – Adding Timing Assumptions




Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – State Graph



▶ 60

CE-653 - STG-based Logic Synthesis - Petrify


Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – State Graph



▶ 61

CE-653 - STG-based Logic Synthesis - Petrify

Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – State Graph



▶ 62

CE-653 - STG-based Logic Synthesis - Petrify

Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – Boolean Logic

LDS = 0

		DTACK DSr			
		00	01	11	10
D LDTACK	00	0	0	-	1
	01	-	-	-	-
	11	-	-	-	-
	10	0	0	-	0

LDS = 1

		DTACK DSr			
		00	01	11	10
D LDTACK	00	-	-	-	1
	01	-	-	-	-
	11	-	1	1	1
	10	0	0	-	0/1?

▶ Original Circuit had CSC issue!!!

▶ 63

CE-653 - STG-based Logic Synthesis - Petrify

Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – Boolean Logic

LDS = 0

		DTACK DSr			
		00	01	11	10
D LDTACK	00	0	0	-	1
	01	-	-	-	-
	11	-	-	-	-
	10	0	0	-	-

LDS = 1


		DTACK DSr			
		00	01	11	10
D LDTACK	00	-	-	-	1
	01	-	-	-	-
	11	-	1	1	1
	10	0	0	-	1

► Timing assumptions add DC and resolve CSC!!!

► 64

CE-653 - STG-based Logic Synthesis - Petrify


Timing Assumptions Example – SI Netlist with Timing Constraint



► 65

CE-653 - STG-based Logic Synthesis - Petrify

Timing Assumptions Example – SI Netlist with Timing Constraint



▶ 66

CE-653 - STG-based Logic Synthesis - Petrify

STG Logic Synthesis - Conclusions

- ▶ STGs have a high expressiveness power at a low level of granularity (similar to FSMs for synchronous systems)
- ▶ Very effective approach for asynchronous control circuit design
- ▶ Not suitable for datapath design
- ▶ Circuits with choice require attention for determinism (no confusion!)
- ▶ Synthesis from STGs can be fully automated
- ▶ Synthesis tools often suffer from the state explosion problem (symbolic techniques are used)
 - ▶ State Space generation is exponential

▶ 67

CE-653 - STG-based Logic Synthesis - Petrify