Mixed
SRDR Circuit Architecture
20/4/2014
CE-653 - Indicating Logic
73
}DR Logic may RESET while SR Delay is evaluating
}Hide DR RESET Overhead!!!
DR
SR
LC
LC
ro
CD
SR/DR
SR Delay
interface
RESET
DR
Logic
SR
Logic
DATA
RESET
DATA
EVAL
EVAL