Timing
Assumptions for DR Logic
20/4/2014
CE-653 - Indicating Logic
42
}Strongly-Indicating DR
Circuit – detect arrival of all inputs
}Timing Assumption
about Orphan nodes’ Reset
}Can go a step further à weak-indication, no
input detection…