Asynchronous Indicating Logic (Data-dependent logic with Completion Detection)

Indicating Logic – Orphan Wires/Gates

20/4/2014

CE-653 - Indicating Logic

9

}In this example, orphans propagate through gates

}For proper reset dotted lines MUST return to zero

}But this cannot be checked by inspection of the circuit’s outputs!