NCL Flow Results
20/4/2014
CE-653 - Indicating Logic
31
}
Typically, actual area overhead is >2.5X
gates
transistors
Penalty in transistors:
§
Dual-rail implementation
§
Effective delay-insensitivity
