NCL Flow Detailed Example – Step 2
20/4/2014
CE-653 - Indicating Logic
23
}
Conventional RTL to Boolean Gates Synthesis
a
s
b
x
y
z
Two input NAND gates
a
b
s
z