Half-Buffer Handshaking –
Backward Latency
11/5/2014
CE-653 - Asynchronous Pipeline Performance
9
FL
BL
Cycle involves three successive blocks
T1
T1
T1
T2