STG Based Logic Synthesis - the Petrify Approach

Timing Assumptions Example – SI Netlist with Timing Constraint

CE-653 - STG-based Logic Synthesis - Petrify