STG Based Logic Synthesis - the Petrify Approach

Timing Assumptions Example – SI Netlist – Adding Timing Assumptions – State Graph

CE-653 - STG-based Logic Synthesis - Petrify