Understanding Persistency
CE-653 - STG-based Logic Synthesis - Petrify
34
100
000
001
a-
c+
b
+
b
+
a
c
b
a
c
b
is this a pulse ?
Speed independence
Þ
glitch-free output behavior under any delay
