Implementability Conditions - Revisited
CE-653 - STG-based Logic Synthesis - Petrify
32
}
Consistency
}
Rising and falling transitions of each signal alternate in any trace
}
Complete state coding (CSC)
}
Next-state functions correctly defined
}
Persistency
}
No event can be disabled by another event (unless they are
both inputs)
}