Design flow
CE-653 - STG-based Logic Synthesis - Petrify
30
Specification
(STG)
State Graph
SG with
CSC
Next-state functions
Decomposed functions
Gate netlist
Reachability analysis
State encoding
Boolean minimization
Logic decomposition
Technology mapping