STG Based Logic Synthesis - the Petrify Approach

CE653 – Asynchronous Circuit Design

Instructor: C. Sotiriou

1

CE-653 - STG-based Logic Synthesis - Petrify

http://inf-server.inf.uth.gr/courses/CE653/