



CE 658

Advanced Computer Architecture

Fall 2018

Instruction Level Parallelism

Dynamic Scheduling

Nikos Bellas

Computer and Communications Engineering Department
University of Thessaly

Readings for this lecture



- **Dynamic scheduling and speculation**
 - H&P, 3.2-3.7 (v.3)
 - H&P, 2.4-2.6 (v.4)
- **Precise Exceptions**
 - H&P, A-54 - A-56

Instruction Level Parallelism



- Instruction Level Parallelism can be exploited by hardware AND/OR software mechanisms
 - ✓ Typically, transparent to the user
- *Dynamic scheduling* refers to the arrangement of instruction execution by hardware mechanisms
 - ✓ Goal is to reduce stalls due to instruction dependences
 - ✓ Data dependences, Name dependences, Anti-dependences
 - ✓ Maintain data flow and exception flow
- Dynamic scheduling handles successfully cases where data dependences are unknown at compile time
 - ✓ For example, when they involve pointer references

Dynamic Scheduling: the Idea



- Dynamic scheduling re-arranges instruction issue and execution to reduce pipeline stalls
- Consider the following code:

```
DIV.D    F0, F2, F4    ; Large latency  
ADD.D    F10, F0, F8  
SUB.D    F12, F8, F14
```

- The instruction *ADD.D* has to wait for *DIV.D* due to the *F0* data dependency
- *SUB.D* does not have to wait.
- Dynamic scheduling executes *SUB.D* **out-of-order**

Basic hardware structure for Tomasulo Algorithm




Tomasulo's algorithm widely used for dynamic scheduling in wide-issue machines

Three steps for instruction execution

- ✓ **Issue (or dispatch)**
- ✓ **Execute**
- ✓ **Write back**

EXAMPLE CODE

```
LD    F6, 34(R2)    ; 2 cycle latency
LD    F2, 45(R3)    ; 2 cycles
MULTD F0, F2, F4    ; 10 cycles
SUBD  F8, F6, F2    ; 2 cycles
DIVD  F10, F0, F6    ; 40 cycles
ADDD  F6, F8, F2    ; 2 cycles
```





Tomasulo Example

Instruction stream

Instruction status:

Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec</i>	<i>Write</i>	<i>Comp</i>	<i>Result</i>
LD	F6	34+	R2					
LD	F2	45+	R3					
MULTD	F0	F2	F4					
SUBD	F8	F6	F2					
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

3 Load/Buffers

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

FU count
down

3 FP Adder R.S.
2 FP Mult R.S.

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
0									

Clock cycle
counter

Tomasulo Example Cycle 1



Instruction status:

				Issue	Exec	Write
Instruction		<i>j</i>	<i>k</i>		Comp	Result
LD	F6	34+	R2	1		
LD	F2	45+	R3			
MULTD	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

	Busy	Address
Load1	Yes	34+R2
Load2	No	
Load3	No	

Reservation Stations:

<i>on Stations:</i>				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock										
1	FU				Load1					

Tomasulo Example Cycle 2



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1		Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4			Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

<i>on Stations:</i>				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
2		Load2			Load1				

Note: Can have multiple loads outstanding

Tomasulo Example Cycle 3



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4	3		Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
Add1	No						
Add2	No						
Add3	No						
Mult1	Yes	MULTD			R(F4)	Load2	
Mult2	No						

Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU	Mult1	Load2		Load1				

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued
- Load1 completing; what is waiting for Load1?

Tomasulo Example Cycle 4



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	No	
LD	F2	45+	R3	2	4	Yes	45+R3
MULTD	F0	F2	F4	3		No	
SUBD	F8	F6	F2	4		No	
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Reservation Stations:

			<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>V_i</i>	<i>V_k</i>	<i>Q_j</i>
Add1	Yes	SUBD	M(A1)			Load2
Add2	No					
Add3	No					
Mult1	Yes	MULTD		R(F4)		Load2
Mult2	No					

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
4	FU	Mult1	Load2		M(A1)	Add1				

- Load2 completing; what is waiting for Load2?

Tomasulo Example Cycle 5



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4			
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2				

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2		

- Timer starts down for Add1, Mult1

Tomasulo Example Cycle 6



Instruction status:

				Issue	Exec	Write		
Instruction		<i>j</i>	<i>k</i>		<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6	FU	Mult1	M(A2)		Add2	Add1	Mult2			

- Issue ADDD here despite name dependency on F6?

Tomasulo Example Cycle 7



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7		
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6			

Reservation Stations:

on Stations:				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
7	FU								
	Mult1	M(A2)		Add2	Add1	Mult2			

- Add1 (SUBD) completing; what is waiting for it?

Tomasulo Example Cycle 8



Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Tomasulo Example Cycle 9



Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>		Busy	Address
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4	5	Load2	No
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4	7	8		
DIVD	F10	F0	F6	5				
ADDD	F6	F8	F2	6				

Reservation Stations:

<i>on Stations:</i>				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
9									
	<i>FU</i>	Mult1	M(A2)		Add2	(M-M)	Mult2		

Tomasulo Example Cycle 10



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10		

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
0	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
5	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

- Add2 (ADDD) completing; what is waiting for it?

Tomasulo Example Cycle 11



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

on Stations:				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
4	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
11	FU	Mult1	M(A2)		(M-M+M)	(M-M)	Mult2			

- Write result of ADDD here
- All quick instructions complete in this cycle!

Tomasulo Example Cycle 12



Instruction status:

				<i>Exec</i> <i>Write</i>			
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

			<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i> <i>Qk</i>
	Add1	No				
	Add2	No				
	Add3	No				
3	Mult1	Yes	MULTD	M(A2)	R(F4)	
	Mult2	Yes	DIVD		M(A1)	Mult1

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
12	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2		

Tomasulo Example Cycle 13



Instruction status:

				<i>Exec</i> <i>Write</i>			
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

			<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i> <i>Qk</i>
	Add1	No				
	Add2	No				
	Add3	No				
2	Mult1	Yes	MULTD	M(A2)	R(F4)	
	Mult2	Yes	DIVD		M(A1)	Mult1

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
13	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2		

Tomasulo Example Cycle 14



Instruction status:

				<i>Exec</i> <i>Write</i>			
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3			Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

			<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i> <i>Qk</i>
	Add1	No				
	Add2	No				
	Add3	No				
1	Mult1	Yes	MULTD	M(A2)	R(F4)	
	Mult2	Yes	DIVD		M(A1)	Mult1

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
14	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2		

Tomasulo Example Cycle 15



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3	15		Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
0	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
15	FU	Mult1	M(A2)		(M-M+N	(M-M)	Mult2			

- Mult1 (MULTD) completing; what is waiting for it?

Tomasulo Example Cycle 16



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3	15	16	Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
40	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16	FU	M*F4	M(A2)		(M-M+N	(M-M)	Mult2		

- Just waiting for Mult2 (DIVD) to complete



Faster than light computation
(skip a couple of cycles)

Tomasulo Example Cycle 55



Instruction status:

				<i>Exec</i> <i>Write</i>			
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3	15	16	Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5			
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
55	<i>FU</i>	M*F4	M(A2)		(M-M+N	(M-M)	Mult2		

Tomasulo Example Cycle 56



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Address
LD	F6	34+	R2	1	3	4	Load1
LD	F2	45+	R3	2	4	5	Load2
MULTD	F0	F2	F4	3	15	16	Load3
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5	56		
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
0	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
56	FU	M*F4	M(A2)		(M-M+N	(M-M)	Mult2		

- Mult2 (DIVD) is completing; what is waiting for it?

Tomasulo Example Cycle 57



Instruction status:

				Exec	Write		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	Busy	Address
LD	F6	34+	R2	1	3	4	<div> Load1 Load2 Load3 </div>
LD	F2	45+	R3	2	4	5	
MULTD	F0	F2	F4	3	15	16	
SUBD	F8	F6	F2	4	7	8	
DIVD	F10	F0	F6	5	56	57	
ADDD	F6	F8	F2	6	10	11	

Reservation Stations:

on Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	Yes	DIVD	M*F4	M(A1)		

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
56	FU	M*F4	M(A2)			(M-M+N	(M-M)	Result		

- In-order issue, out-of-order execution and out-of-order completion.

Tomasulo Loop Example



```
Loop:      LD          F0      0 (R1)
           MULTD       F4      F0      F2
           SD          F4      0 (R1)
           SUBI        R1      R1      #8
           BNEZ        R1      Loop
```

- This time assume Multiply takes 4 clocks
- Assume 1st load takes 8 clocks
(L1 cache miss), 2nd load takes 4 clocks (hit)
- To be clear, will show clocks for SUBI, BNEZ
 - Reality: integer instructions ahead of FP Instructions
- Show a few iterations

Loop Example



Instruction status:

		<i>ITER</i>		<i>Instruction</i>		<i>j</i>	<i>k</i>	<i>Issue CompResult</i>		<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
Iter- ation Count		1	LD	F0	0	R1		Load1	No			
		1	MULTD	F4	F0	F2		Load2	No			
		1	SD	F4	0	R1		Load3	No			
		2	LD	F0	0	R1		Store1	No			
		2	MULTD	F4	F0	F2		Store2	No			
		2	SD	F4	0	R1		Store3	No			

Reservation Stations:

Reservation Stations:					<i>S1</i>	<i>S2</i>	<i>RS</i>	Added Store Buffers			
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

Register result status

<i>Clock</i>	<i>R1</i>	<i>Fu</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
0	80										

Value of Register used for address, iteration control

Loop Example Cycle 1



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
						Load2	No	
						Load3	No	
						Store1	No	
						Store2	No	
						Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						MULTD
	Add3	No						SD
	Mult1	No						SUBI
	Mult2	No						BNEZ

								F0	0	R1
								F4	F0	F2
								F4	0	R1
								R1	R1	#8
								R1	Loop	

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
1	80	Load1								

Loop Example Cycle 2



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	No	
						Load3	No	
						Store1	No	
						Store2	No	
						Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	Yes	Multd					R1
	Mult2	No						F2

LD F0 0 R1
 MULTD F4 F0 F2
 SD F4 0 R1
 SUBI R1 R1 #8
 BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
2	80	Load1		Mult1						

Loop Example Cycle 3



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes	80
1	MULTD	F4	F0	F2	2	Load2	No	
1	SD	F4	0	R1	3	Load3	No	
						Store	Yes	80
						Store2	No	
						Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	Yes	Multd		R(F2)	Load1		R1
	Mult2	No						MULTD
								F4
								F0
								F2
								SD
								F4
								0
								R1
								SUBI
								R1
								R1
								#8
								BNEZ
								R1
								Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
4	80	Fu	Load1	Mult1						

- Implicit renaming sets up data flow graph

Loop Example Cycle 4



Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	Issue	CompResult	Busy	Addr	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
							Store1	Yes	80
							Store2	No	Mult1
							Store3	No	

Reservation Stations:

Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd			R(F2)	Load1	SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

Register result status

Clock	R1		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
4	80	<i>Fu</i>	Load1		Mult1						

- Dispatching SUBI Instruction (not in FP queue)

Loop Example Cycle 5



Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	Issue	CompResult	Busy	Addr	<i>Fu</i>
1	LD	F0	0	R1	1		Load1	Yes	80
1	MULTD	F4	F0	F2	2		Load2	No	
1	SD	F4	0	R1	3		Load3	No	
							Store1	Yes	80
							Store2	No	Mult1
							Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1		F0	F2	F4	F6	F8	F10	F12	...	F30
5	72	<i>Fu</i>	Load1		Mult1						

- And, BNEZ instruction (not in FP queue)

Loop Example Cycle 6



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes 80	
1	MULTD	F4	F0	F2	2	Load2	Yes 72	
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1	6	Store1	Yes 80	Mult1
						Store2	No	
						Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
6	72	Load2								

- Notice that F0 never sees Load from location 80

Loop Example Cycle 7



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	Load1	Yes 80	
1	MULTD	F4	F0	F2	2	Load2	Yes 72	
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1	6	Store1	Yes 80	Mult1
2	MULTD	F4	F0	F2	7	Store2	No	
						Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
7	72	Fu	Load2	Mult2						

- Register file completely detached from computation
- First and Second iteration completely overlapped

Loop Example Cycle 8



Instruction status:

Exec Write

ITER	Instruction		j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1		Load1	Yes	80	
1	MULTD	F4	F0	F2	2		Load2	Yes	72	
1	SD	F4	0	R1	3		Load3	No		
2	LD	F0	0	R1	6		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Store2	Yes	72	Mult2
2	SD	F4	0	R1	8		Store3	No		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
8	72	Fu	Load2	Mult2						

Loop Example Cycle 9



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	CompResult	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	Load1	Yes 80
1	MULTD	F4	F0	F2	2	Load2	Yes 72	
1	SD	F4	0	R1	3	Load3	No	
2	LD	F0	0	R1	6	Store1	Yes 80	Mult1
2	MULTD	F4	F0	F2	7	Store2	Yes 72	Mult2
2	SD	F4	0	R1	8	Store3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI R1 R1 #8
	Mult2	Yes	Multd		R(F2)	Load2		BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
9	72	Fu	Load2	Mult2						

- Load1 completing: who is waiting?
- Note: Dispatching SUBI

Loop Example Cycle 10



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2		Load2	Yes	72
1	SD	F4	0	R1	3		Load3	No	
2	LD	F0	0	R1	6	10	Store1	Yes	80
2	MULTD	F4	F0	F2	7		Store2	Yes	72
2	SD	F4	0	R1	8		Store3	No	
									Mult1
									Mult2

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
4	Mult1	Yes	Multd	M[80]	R(F2)			R1
	Mult2	Yes	Multd	R(F2)	Load2			
								MULTD
								F4
								F0
								F2
								SD
								F4
								0
								R1
								SUBI
								R1
								R1
								#8
								BNEZ
								R1
								Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
10	64	Load2	Mult2							

- Load2 completing: who is waiting?

Loop Example Cycle 11



Instruction status:

Exec Write

ITER	Instruction			j	k	Issue CompResult			Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		

Reservation Stations:

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:				
	Add1	No						LD	F0	0	R1	←
	Add2	No						MULTD	F4	F0	F2	
	Add3	No						SD	F4	0	R1	
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8	
4	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ	R1	Loop		

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
11	64	Fu	Load3							

- Next load in sequence

Loop Example Cycle 12



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7			Store2	Yes
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						MULTD
	Add3	No						SD
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI
3	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
12	64	Fu	Load3	Mult2						

• Why not issue third multiply?

Loop Example Cycle 13



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2			Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7			Store2	Yes
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						MULTD
	Add3	No						SD
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI
2	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
13	64	Fu	Load3	Mult2						

• Why not issue third store?

Loop Example Cycle 14



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	No		
1	MULTD	F4	F0	F2	2	14	No		
1	SD	F4	0	R1	3		Yes	64	
2	LD	F0	0	R1	6	10	Yes	80	Mult1
2	MULTD	F4	F0	F2	7		Yes	72	Mult2
2	SD	F4	0	R1	8		No		

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI R1 R1 #8
1	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
14	64	Fu	Load3	Mult2						

- Mult1 completing. Who is waiting?

Loop Example Cycle 15



Instruction status:

Exec Write

ITER	Instruction	j	k	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7	15		Store2	Yes
2	SD	F4	0	R1	8			Store3	No

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	No						SUBI R1 R1 #8
0	Mult2	Yes	Multd	M[72]	R(F2)			BNEZ R1 Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
15	64	Fu	Load3	Mult2						

- Mult2 completing. Who is waiting?

Loop Example Cycle 16



Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	<i>Issue CompResult</i>				<i>Busy</i>	<i>Addr</i>	<i>Fu</i>
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8			Store3	No		

Reservation Stations:

				<i>S1</i>	<i>S2</i>	<i>RS</i>				
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
4	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1 #8
	Mult2	No						BNEZ	R1	Loop

Register result status

<i>Clock</i>	<i>R1</i>		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16	64	<i>Fu</i>	Load3		Mult1						

Loop Example Cycle 17



Instruction status:

Exec Write

ITER	Instruction	<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No
1	MULTD	F4	F0	F2	2	14	15	Load2	No
1	SD	F4	0	R1	3			Load3	Yes
2	LD	F0	0	R1	6	10	11	Store1	Yes
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes
2	SD	F4	0	R1	8			Store3	Yes
									[80]*R2
									[72]*R2
									Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD
	Add2	No						F0
	Add3	No						0
	Mult1	Yes	Multd		R(F2)	Load3		R1
	Mult2	No						F2
								F4
								0
								R1
								#8
								Loop

Register result status

Clock	R1	F0	F2	F4	F6	F8	F10	F12	...	F30
17	64	Fu	Load3	Mult1						

Loop Example Cycle 18



Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	Issue	Comp	Result	Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No	
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18		Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	Yes	80 [80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72 [72]*R2
2	SD	F4	0	R1	8			Store3	Yes	64 Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						BNEZ	R1	Loop	

Register result status

Clock	R1		F0	F2	F4	F6	F8	F10	F12	...	F30
18	64	Fu	Load3		Mult1						

Loop Example Cycle 19



Instruction status:

Exec Write

ITER	Instruction		<i>j</i>	<i>k</i>	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	R1	8	19		Store3	Yes	64	Mult1

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:
	Add1	No						LD F0 0 R1
	Add2	No						MULTD F4 F0 F2
	Add3	No						SD F4 0 R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI R1 R1 #8
	Mult2	No						BNEZ R1 Loop

Register result status

Clock	R1		F0	F2	F4	F6	F8	F10	F12	...	F30
19	56	Fu	Load3		Mult1						



Loop Example Cycle 20



Instruction status:

					<i>Exec Write</i>					
<i>ITER</i>	<i>Instruction</i>	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Busy</i>	<i>Addr</i>	<i>Fu</i>	
1	LD	F0	0	R1	1	9	10	Load1	Yes	56
1	MULTD	F4	F0	F2	2	14	15	Load2	No	
1	SD	F4	0	R1	3	18	19	Load3	Yes	64
2	LD	F0	0	R1	6	10	11	Store1	No	
2	MULTD	F4	F0	F2	7	15	16	Store2	No	
2	SD	F4	0	R1	8	19	20	Store3	Yes	64
										Mult1

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Code:</i>		
	Add1	No						LD	F0	0 R1 ←
	Add2	No						MULTD	F4	F0 F2
	Add3	No						SD	F4	0 R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1 #8
	Mult2	No						BNEZ	R1	Loop

Register result status

<i>Clock</i>	<i>R1</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
20	56	<i>Fu</i>	Load1	Mult1						

- Once again: In-order issue, out-of-order execution and out-of-order completion.

Tomasulo's algorithm advantages



- It achieves high performance without requiring the compiler to target code to a specific pipeline
 - ✓ It eliminates the need to re-compile all code when a new architecture arrives
 - ✓ Compiler independence is by far the most important reason for the commercial success of dynamic scheduling
- It can detect instruction independence at run-time when the compiler cannot
- It is very flexible
 - ✓ It continuously schedules instructions if there are no data dependences and no structural hazards
 - ✓ Based on data-flow execution

Hardware-based speculative execution



- BUT: Tomasulo's algorithm cannot be applied in its original form
- Two problems:
- No provision for control dependencies
 - We should not commit results before we are certain that the path will be taken – For example, loop iterations
 - Overcoming control dependencies is critical for wide, superscalar processors
- Precise exception model cannot be supported with out-of-order instruction completion
 - What if a later instruction *InsB* which causes an exception commits BEFORE an instruction *InsA*

InsA

....
InsB

Hardware-based speculative execution




Four steps for instruction execution

- ✓ **Issue (or dispatch)**
- ✓ **Execute**
- ✓ **Write back**
- ✓ **Commit (or Retire)**

Do not modify the architectural state unless you are certain that the instruction will execute

A new data structure:
Reorder Buffer (ROB)



Speculative execution



- Multiply takes 4 clocks
- Assume 1st load takes 8 clocks (L1 cache miss), 2nd load takes 4 clocks (hit)
- We will show clocks for branching overhead instructions

Speculative execution



Instruction stream

Reorder Buffer

Instruction status:

Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Exec Comp</i>	<i>Write Result</i>
LD	F0	0	R1			
MULD	F4	F0	F2			
SD	F4	0	R1			
DADDIU	R1	R1	#-8			
BNE	R1	R2	Loop			

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>Dest</i>
	Load1							
	Load2							
	Add1							
	Add2							
	Add3							
	Mult1							
	Mult2							

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					

3 FP Adder R.S.
2 FP Mult R.S.

Register result status:

Clock *F0* *F2* *F4* *F6* *F8* *F10* *F12* ... *F30*

Reorder #
Busy

Clock cycle
counter

Speculative execution: Cycle 1



Instruction status:

				Issue	Exec Comp	Write Result
Instruction	<i>j</i>	<i>k</i>				
LD	F0	0	R1	1		
MULD	F4	F0	F2			
SD	F4	0	R1			
DADDIU	R1	R1	#-8			
BNE	R1	R2	Loop			

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD F0,0(R1)	Issue	F0	
2					
3					
4					
5					
6					
7					
8					
9					
10					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>V_i</i>	<i>S2</i> <i>V_k</i>	<i>RS</i> <i>O_i</i>	<i>RS</i> <i>O_k</i>	<i>Dest</i>
Load1		Yes	LD	0+R1				#1
Load2		No						
Add1		No						
Add2		No						
Add3		No						
Mult1		No						
Mult2		No						

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
1	Reorder #	1								
	Busy	Yes								

Speculative execution: Cycle 2



Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result
LD	F0	0	R1	1	
MULD	F4	F0	F2	2	
SD	F4	0	R1		
DADDIU	R1	R1	#-8		
BNE	R1	R2	Loop		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>Dest</i>
Load1		Yes	LD	0+R1		0	0	#1
Load2		No						
Add1		No						
Add2		No						
Add3		No						
Mult1		Yes	MULD		R(F2)	#1		#2
Mult2		No						

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD F0,0(R1)	Exec	F0	
2	Yes	MULD F4,F0,F2	Issue	F4	
3					
4					
5					
6					
7					
8					
9					
10					

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
2	Reorder #	1		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 3



Instruction status:

				Issue	Exec Comp	Write Result
Instruction	<i>j</i>	<i>k</i>				
LD	F0	0	R1	1		
MULD	F4	F0	F2	2		
SD	F4	0	R1	3		
DADDIU	R1	R1	#-8			
BNE	R1	R2	Loop			

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD F0,0(R1)	Exec	F0	
2	Yes	MULD F4,F0,F2	Issue	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4					
5					
6					
7					
8					
9					
10					

Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk	Dest
Load1		Yes	LD	0+R1				#1
Load2		No						
Add1		No						
Add2		No						
Add3		No						
Mult1		Yes	MULD		R(F2)	#1		#2
Mult2		No						

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
3	Reorder #	1		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 4



Instruction status:

				Issue	Exec Comp	Write Result
Instruction	<i>j</i>	<i>k</i>				
LD F0 0 R1				1		
MULD F4 F0 F2				2		
SD F4 0 R1				3		
DADDIU R1 R1 #-8				4		
BNE R1 R2 Loop						

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD F0,0(R1)	Exec	F0	
2	Yes	MULD F4,F0,F2	Issue	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU r1,r1,8	Issue	R1	
5					
6					
7					
8					
9					
10					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>Dest</i>
Load1		Yes	LD	0+R1				#1
Load2		No						
Add1		Yes	DADDIU	R1	-8			#4
Add2		No						
Add3		No						
Mult1		Yes	MULD		R(F2)	#1		#2
Mult2		No						

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
4	Reorder #	1		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 5



Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result
LD F0, 0(R1)	0	R1	1		
MULD F4, F0, F2	F0	F2	2		
SD F4, 0(R1)	0	R1	3		
DADDIU R1, R1, #-8	R1	#-8	4	5	
BNE R1, R2, Loop	R1	R2	5		

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD F0,0(R1)	Exec	F0	
2	Yes	MULD F4,F0,F2	Issue	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU r1,r1,-8	Exec	R1	
5	Yes	BNE R1,R2,L	Issue		
6					
7					
8					
9					
10					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>Dest</i>
Load1		Yes	LD	0+R1				#1
Load2		No						
Add1		Yes	DADDIU	R1	-8			#4
Add2		Yes	BNE		R2	#4		
Add3		No						
Mult1		Yes	MULD		R(F2)	#1		#2
Mult2		No						

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
5	Reorder #	1		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 6



Instruction status:

				Issue	Exec	Write	Commit
Instruction	j	k			Comp	Result	
LD	F0	0	R1	1			
MULD	F4	F0	F2	2			
SD	F4	0	R1	3			
DADDIU	R1	R1	#-8	4	5	6	
BNE	R1	R2	Loop	5	6		
LD	F0	0	R1	6			
MULD	F4	F0	F2				
SD	F4	0	R1				
DADDIU	R1	R1	#-8				
BNE	R1	R2	Loop				

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD F0,0(R1)	Exec	F0	
2	Yes	MULD F4,F0,F2	Issue	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU r1,r1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	Issue		
6	Yes	LD F0,0(R1)	Issue	F0	
7					
8					
9					
10					

Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk	Dest
Load1		Yes	LD	80				#1
Load2		Yes	LD			#4		#6
Add1		Yes	DADDIU	R1	-8			#4
Add2		Yes	BNE		R2	#4		
Add3		No						
Mult1		Yes	MULD		R(F2)	#1		#2
Mult2		No						

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
6	Reorder #	6		2						
	Busy	Yes		Yes						

Speculative execution: Cycle 7



Instruction status:

				Issue	Exec	Write	Commit
Instruction	j	k			Comp	Result	
LD	F0	0	R1	1			
MULD	F4	F0	F2	2			
SD	F4	0	R1	3			
DADDIU	R1	R1	#-8	4	5	6	
BNE	R1	R2	Loop	5	6	7	
LD	F0	0	R1	6			
MULD	F4	F0	F2	7			
SD	F4	0	R1				
DADDIU	R1	R1	#-8				
BNE	R1	R2	Loop				

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD F0,0(R1)	Exec	F0	
2	Yes	MULD F4,F0,F2	Issue	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	No	DADDIU r1,r1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	Exec		
6	Yes	LD F0,0(R1)	Exec	F0	
7	Yes	MULD F4,F0,F2	Issue	F4	
8					
9					
10					

Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk	Dest
Load1		Yes	LD	80				#1
Load2		Yes	LD	72				#6
Add1								
Add2		Yes	BNE	72	R2			
Add3		No						
Mult1		Yes	MULD		R(F2)	#1		#2
Mult2		Yes	MULD		R(F2)	#6		#7

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
7	Reorder #	6		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 8



Instruction status:

				<i>Exec</i>		<i>Write</i>	
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Commit</i>	
LD F0	0	R1	1				
MULD F4	F0	F2	2				
SD F4	0	R1	3				
DADDIU R1	R1	#-8	4	5	6		
BNE R1	R2	Loop	5	6	7		
LD F0	0	R1	6				
MULD F4	F0	F2	7				
SD F4	0	R1	8				
DADDIU R1	R1	#-8					
BNE R1	R2	Loop					

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD F0,0(R1)	Exec	F0	
2	Yes	MULD F4,F0,F2	Issue	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU r1,r1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	WrRes		
6	Yes	LD F0,0(R1)	Exec	F0	
7	Yes	MULD F4,F0,F2	Issue	F4	
8	Yes	SD F4,0(R1)	Issue	72	#7
9					
10					

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>Dest</i>
Load1		Yes	LD	80				#1
Load2		Yes	LD	72				#6
Add1		No						
Add2		No						
Add3		No						
Mult1		Yes	MULD		R(F2)	#1		#2
Mult2		Yes	MULD		R(F2)	#6		#7

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
8	Reorder #	6		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 9



Instruction status:

				Exec		Write	
Instruction	<i>j</i>	<i>k</i>		Issue	Comp	Result	Commit
LD	F0	0	R1	1	9		
MULD	F4	F0	F2	2			
SD	F4	0	R1	3			
DADDIU	R1	R1	#-8	4	5	6	
BNE	R1	R2	Loop	5	6	7	
LD	F0	0	R1	6			
MULD	F4	F0	F2	7			
SD	F4	0	R1	8			
DADDIU	R1	R1	#-8	9			
BNE	R1	R2	Loop				

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	Yes	LD F0,0(R1)	Exec	F0	
2	Yes	MULD F4,F0,F2	Issue	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU R1,R1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	WrRes		
6	Yes	LD F0,0(R1)	Exec	F0	
7	Yes	MULD F4,F0,F2	Issue	F4	
8	Yes	SD F4,0(R1)	Issue	72	#7
9	Yes	DADDIU R1,R1,8	Issue	R1	
10					

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>RS</i> <i>Dest</i>
Load1	Yes	LD	80					#1
Load2	Yes	LD	72					#6
Add1	Yes	DADDIU	72	-8				#9
Add2	No							
Add3	No							
Mult1	Yes	MULD			R(F2)	#1		#2
Mult2	Yes	MULD			R(F2)	#6		#7

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
9	Reorder #	6		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 10



Instruction status:

				<i>Exec</i>		<i>Write</i>
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>Comp</i>	<i>Result Commit</i>
LD	F0	0	R1	1	9	10
MULD	F4	F0	F2	2		
SD	F4	0	R1	3		
DADDIU	R1	R1	#-8	4	5	6
BNE	R1	R2	Loop	5	6	7
LD	F0	0	R1	6	10	
MULD	F4	F0	F2	7		
SD	F4	0	R1	8		
DADDIU	R1	R1	#-8	9	10	
BNE	R1	R2	Loop	10		

Reorder Buffer

	<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
1	Yes	LD F0,0(R1)	WrRes	F0	M(80)
2	Yes	MULD F4,F0,F2	Exec	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU R1,R1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	WrRes		
6	Yes	LD F0,0(R1)	Exec	F0	
7	Yes	MULD F4,F0,F2	Issue	F4	
8	Yes	SD F4,0(R1)	Issue	72	#7
9	Yes	DADDIU R1,R1,8	Exec	R1	64
10	Yes	BNE R1,R2,L	Issue		

Reservation Stations:

Reservation Stations:				S1	S2	RS	RS	
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Dest
	Load1	Yes	LD	80				#1
	Load2	Yes	LD	72				#6
	Add1	Yes	DADDIU	72	-8			#9
	Add2	Yes	BNE		R2	#9		
	Add3	No						
	Mult1	Yes	MULD	M[80]	R(F2)			#2
	Mult2	Yes	MULD		R(F2)	#6		#7

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
10	Reorder #	6		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 11



Instruction status:

				Issue	Exec Comp	Write Result	Commit
LD	F0	0	R1	1	9	10	11
MULD	F4	F0	F2	2			
SD	F4	0	R1	3			
DADDIU	R1	R1	#-8	4	5	6	
BNE	R1	R2	Loop	5	6	7	
LD	F0	0	R1	6	10	11	
MULD	F4	F0	F2	7			
SD	F4	0	R1	8			
DADDIU	R1	R1	#-8	9	10	11	
BNE	R1	R2	Loop	10	11		

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	No	LD F0,0(R1)	Commit	F0	M(80)
2	Yes	MULD F4,F0,F2	Exec	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU R1,R1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	WrRes		
6	Yes	LD F0,0(R1)	WrRes	F0	M(72)
7	Yes	MULD F4,F0,F2	Exec	F4	
8	Yes	SD F4,0(R1)	Issue	72	#7
9	Yes	DADDIU R1,R1,8	WrRes	R1	64
10	Yes	BNE R1,R2,L	Exec		

Reservation Stations:

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk	Dest
Load1	No							
Load2	No							
Add1	No							
Add2	Yes	BNE			R2	#9		
Add3	No							
Mult1	Yes	MULD		M[80]	R(F2)			#2
Mult2	Yes	MULD		M[72]	R(F2)			#7

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
11	Reorder #	6		7						
	Busy	Yes		Yes						

Speculative execution: Cycle 12



Instruction status:

				Issue	Exec Comp	Write Result	Commit
Instruction	<i>j</i>	<i>k</i>					
LD F0 0 R1				1	9	10	11
MULD F4 F0 F2				2			
SD F4 0 R1				3			
DADDIU R1 R1 #-8				4	5	6	
BNE R1 R2 Loop				5	6	7	
LD F0 0 R1				6	10	11	
MULD F4 F0 F2				7			
SD F4 0 R1				8			
DADDIU R1 R1 #-8				9	10	11	
BNE R1 R2 Loop				10	11	12	

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	No	LD F0,0(R1)	Commit	F0	M(80)
2	Yes	MULD F4,F0,F2	Exec	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU R1,R1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	WrRes		
6	Yes	LD F0,0(R1)	WrRes	F0	M(72)
7	Yes	MULD F4,F0,F2	Exec	F4	
8	Yes	SD F4,0(R1)	Issue	72	#7
9	Yes	DADDIU R1,R1,8	WrRes	R1	
10	Yes	BNE R1,R2,L	WrRes		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>RS</i> <i>Dest</i>
Load1	No							
Load2	No							
Add1	No							
Add2	No							
Add3	No							
Mult1	Yes	MULD	M[80]	R(F2)				#2
Mult2	Yes	MULD	M[72]	R(F2)				#7

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
12	Reorder #			7						
	Busy			Yes						

Speculative execution: Cycle 13



Instruction status:

				Issue	Exec Comp	Write Result	Commit
Instruction	<i>j</i>	<i>k</i>					
LD F0 0 R1				1	9	10	11
MULD F4 F0 F2				2			
SD F4 0 R1				3			
DADDIU R1 R1 #-8				4	5	6	
BNE R1 R2 Loop				5	6	7	
LD F0 0 R1				6	10	11	
MULD F4 F0 F2				7			
SD F4 0 R1				8			
DADDIU R1 R1 #-8				9	10	11	
BNE R1 R2 Loop				10	11	12	

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	No	LD F0,0(R1)	Commit	F0	M(80)
2	Yes	MULD F4,F0,F2	Exec	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU R1,R1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	WrRes		
6	Yes	LD F0,0(R1)	WrRes	F0	M(72)
7	Yes	MULD F4,F0,F2	Exec	F4	
8	Yes	SD F4,0(R1)	Issue	72	#7
9	Yes	DADDIU R1,R1,8	WrRes	R1	64
10	Yes	BNE R1,R2,L	WrRes		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>RS</i> <i>Dest</i>
Load1	No							
Load2	No							
Add1	No							
Add2	No							
Add3	No							
Mult1	Yes	MULD	M[80]	R(F2)				#2
Mult2	Yes	MULD	M[72]	R(F2)				#7

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
13	Reorder #			7						
	Busy			Yes						

Speculative execution: Cycle 14



Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result	Commit
LD F0, 0(R1)	0	R1	1	9	10	11
MULD F4, F0, F2	F0	F2	2	14		
SD F4, 0(R1)	0	R1	3			
DADDIU R1, R1, #-8	R1	#-8	4	5	6	
BNE R1, R2, Loop	R1	R2	5	6	7	
LD F0, 0(R1)	0	R1	6	10	11	
MULD F4, F0, F2	F0	F2	7			
SD F4, 0(R1)	0	R1	8			
DADDIU R1, R1, #-8	R1	#-8	9	10	11	
BNE R1, R2, Loop	R1	R2	10	11	12	

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	No	LD F0,0(R1)	Commit	F0	M(80)
2	Yes	MULD F4,F0,F2	Exec	F4	
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	#2
4	Yes	DADDIU R1,R1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	WrRes		
6	Yes	LD F0,0(R1)	WrRes	F0	M(72)
7	Yes	MULD F4,F0,F2	Exec	F4	
8	Yes	SD F4,0(R1)	Issue	72	#7
9	Yes	DADDIU R1,R1,8	WrRes	R1	64
10	Yes	BNE R1,R2,L	WrRes		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>RS</i> <i>Dest</i>
Load1	No							
Load2	No							
Add1	No							
Add2	No							
Add3	No							
Mult1	Yes		MULD M[80]		R(F2)			#2
Mult2	Yes		MULD M[72]		R(F2)			#7

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
14	Reorder #			7						
	Busy			Yes						

Speculative execution: Cycle 15



Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Exec Comp	Write Result	Commit
LD	F0	0	R1	1	9	10
MULD	F4	F0	F2	2	14	15
SD	F4	0	R1	3		
DADDIU	R1	R1	#-8	4	5	6
BNE	R1	R2	Loop	5	6	7
LD	F0	0	R1	6	10	11
MULD	F4	F0	F2	7	15	
SD	F4	0	R1	8		
DADDIU	R1	R1	#-8	9	10	11
BNE	R1	R2	Loop	10	11	12

Reorder Buffer

	Busy	Instruction	State	Dest	Value
1	No	LD F0,0(R1)	Commit	F0	M(80)
2	Yes	MULD F4,F0,F2	WrRes	F4	M(80)*F0
3	Yes	SD F4,0(R1)	Issue	M(0+R1)	M(80)*F0
4	Yes	DADDIU R1,R1,8	WrRes	R1	72
5	Yes	BNE R1,R2,L	WrRes		
6	Yes	LD F0,0(R1)	WrRes	F0	M(72)
7	Yes	MULD F4,F0,F2	Exec	F4	
8	Yes	SD F4,0(R1)	Issue	72	#7
9	Yes	DADDIU R1,R1,8	WrRes	R1	64
10	Yes	BNE R1,R2,L	WrRes		

Reservation Stations:

Time	Name	Busy	Op	<i>S1</i> <i>Vj</i>	<i>S2</i> <i>Vk</i>	<i>RS</i> <i>Qj</i>	<i>RS</i> <i>Qk</i>	<i>Dest</i>
Load1	No							
Load2	No							
Add1	No							
Add2	No							
Add3	No							
Mult1	No							
Mult2	Yes	MULD	M[72]	R(F2)				#7

Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
15	Reorder #			7						
	Busy			Yes						

Speculative execution: Cycle 16



Instruction status:

				<i>Exec</i>		<i>Write</i>		
Instruction	<i>j</i>	<i>k</i>		<i>Issue</i>	<i>Comp</i>	<i>Result</i>	<i>Commit</i>	
LD F0 0 R1				1	9	10	11	
MULD F4 F0 F2				2	14	15	16	
SD F4 0 R1				3	16			
DADDIU R1 R1 #-8				4	5	6		
BNE R1 R2 Loop				5	6	7		
LD F0 0 R1				6	10	11		
MULD F4 F0 F2				7	15	16		
SD F4 0 R1				8				
DADDIU R1 R1 #-8				9	10	11		
BNE R1 R2 Loop				10	11	12		

Reorder Buffer

<i>Busy</i>	<i>Instruction</i>	<i>State</i>	<i>Dest</i>	<i>Value</i>
No	LD F0,0(R1)	Commit	F0	M(80)
No	MULD F4,F0,F2	Commit	F4	M(80)*F2
Yes	SD F4,0(R1)	Exec	M(0+R1)	M(80)*F2
Yes	DADDIU R1,R1,8	WrRes	R1	72
Yes	BNE R1,R2,L	WrRes		
Yes	LD F0,0(R1)	WrRes	F0	M(72)
Yes	MULD F4,F0,F2	Exec	F4	M(72)*F2
Yes	SD F4,0(R1)	Issue	72	M(72)*F2
Yes	DADDIU R1,R1,8	WrRes	R1	64
Yes	BNE R1,R2,L	WrRes		

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>	
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>	<i>Dest</i>
Load1		No						
Load2		No						
Add1		No						
Add2		No						
Add3		No						
Mult1		No						
Mult2		No						

Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
16	Reorder #			7						
	Busy			Yes						

- In-order issue, out-of-order execution and in-order completion (commit).

How do we exploit ILP?



- Previous examples only showed one commit per cycle
 - Although multiple instructions executed per cycle
- Dynamic scheduling can issue and commit multiple instructions per cycle
- All instructions ready to commit can do so provided they are in successive locations in the Reorder Buffer.

Precise Exceptions in Speculative Execution



- Exceptions are unexpected situations that occur during program execution
 - *Faults* are due to the execution of a particular instruction (e.g. Divide By Zero or page fault)
 - *Traps* are user-invoked O/S calls (e.g. fwrite)
 - *Interrupts* are asynchronous external hardware events

Precise Exceptions in Speculative Execution



- When an exception occurs, the state of the interrupted process should be saved
- Exception handler is invoked
 - Usually part of the O/S

Precise Exceptions in Speculative Execution



- An exception is *precise* if the saved processor state corresponds to the sequential mode of program execution where one instruction execution ends before the next begins
- All instructions before the faulty one have committed and all instructions after have not modified the state of the machine and should start executing from the beginning
- The effect of the faulty instruction on the state of the system depends on definition of the architecture and the cause of the exception

Precise Exceptions in Speculative Execution



- There are terminating and non-terminating exceptions.
 - The former are usually program errors
- For example, timer or I/O exceptions are non-terminating. The execution of the instruction should *restart* after servicing the exception.
- Privileged instructions can only be executed in supervisor mode and will cause a fault.
- Unimplemented opcodes can be emulated in software and also cause a fault.

Precise Exceptions in Speculative Execution



- Exceptions should never be raised on instructions that will not execute
- Control dependent speculative instructions
 - e.g. Speculative memory instructions