

CE653 – Asynchronous Circuit Design

Instructor: C. Sotiriou

<http://inf-server.inf.uth.gr/courses/CE653/>

1

CE-653 - Micropipeline Templates 24/2/2015

Contents


- ▶ Event-driven Gates: C and XOR
- ▶ The C Element and potential implementations
 - ▶ C element formal models
- ▶ The Micropipeline event structure
- ▶ Micropipeline analysis using PTnets and FSMs
- ▶ Bundled-data concept
- ▶ Four-Phase Micropipeline structure
- ▶ Two-phase signalling
- ▶ Two-phase Micropipeline with simple or delayed CP signals
- ▶ Other Controller types:
 - ▶ Semi and Fully-decoupled Latch Controller
- ▶ Delay Line Design

▶ 2

CE-653 - Micropipeline Templates 24/2/2015

The C Element

► AND gate for events




a	b	c
0	0	0
0	1	c'
1	0	c'
1	1	1

► What is the OR gate equivalent for events?


► 3

CE-653 - Micropipeline Templates 24/2/2015

C-Element Implementations



Dynamic C-Element



Static C-Element

► 4

CE-653 - Micropipeline Templates 24/2/2015

C-Element Implementations

► Using Standard Cells



► 2-input C-Element's Logic Function is:

$$c = ab + c(a + b) = ab + bc + ac$$

► n-input C-Element is:

$$c = a_1 a_2 \dots a_n + c(a_1 + a_2 + \dots + a_n)$$

► Thus may be implemented using two level logic or using an SR latch




► 5

CE-653 - Micropipeline Templates 24/2/2015


C Gate Formal Models

FSM



► Empty transitions → else stay in same state


PTnet



► 6

CE-653 - Micropipeline Templates 24/2/2015

Micropipeline Control Structure





- ▶ Req/Ack are handshaking pairs
- ▶ $C[i]$ accepts I/O from $C[i-1]$ only if $C[i+1]=0/1$
- ▶ Think of 1010101.. as waves: $1_0 1_0 1_0 1_0 \dots$
- ▶ The C-elements propagate waves precisely
- ▶ Timing depends on local delays, may vary along the pipe
- ▶ If RIGHT is quiet, pipe will fill and stall
- ▶ Same for 4-phase, 2-phase

▶ 7

CE-653 - Micropipeline Templates 24/2/2015

Micropipeline Analysis - PTnets

- ▶ Two-stage Micropipeline PTnet:




▶ 8

CE-653 - Micropipeline Templates 24/2/2015

Micropipeline Analysis - PTnets

► Four-stage Micropipeline PTnet:




- Represents 4 C Elements and their environments
- **Correct operation may be verified by possible signal orders**

► 9


CE-653 - Micropipeline Templates 24/2/2015

Micropipeline Analysis - PTnets

- Four-stage Micropipeline Ptnet
- Reduction to Latch Control Signals



- Characteristic Pattern:




► 10

CE-653 - Micropipeline Templates 24/2/2015


Micropipeline Analysis - MSFSMs

Two-stage Micropipeline FSMs:

First stage FSM



Second stage FSM




What about LHS/RHS FSM Interfaces?

- What are the two environment FSMs Rin/Ain , $Rout/Aout$?

11

CE-653 - Micropipeline Templates 24/2/2015

Bundled-Data Concept




- Static combinational logic (typically) and standard FFs or latches
- Channels use bundled-data protocol
- Delay line matches worst-case delay of combinational logic
 - Margin limits performance, particularly because adds to forward latency
- Controller $CTRL$ drives local clock to bank of FFs (or latches)
 - Designed using known templates or burst-mode controllers, signal-transition graphs, or syntax directed translation

12

CE-653 - Micropipeline Templates 24/2/2015

Four-Phase Micropipeline




- ▶ Latches are active high
- ▶ Four-phase, so latches open on first $\frac{1}{2}$ of h/s and close on second $\frac{1}{2}$

▶ 13

CE-653 - Micropipeline Templates 24/2/2015

Four-Phase Micropipeline Stage




- ▶ Four-phase protocol on Lreq/Lack and Rreq/Rack
 - ▶ Latch is simple level sensitive traditional latch
 - ▶ This is a half-buffer!

▶ 14

CE-653 - Micropipeline Templates 24/2/2015

Four-Phase Micropipeline with C.L.




- Delay elements mimic worst-case critical path of Combinational Logic F of each pipe stage

► 15

CE-653 - Micropipeline Templates 24/2/2015

Micropipeline 4-Phase PTnet including Latch Enable


- L
- **Active-high** in PTnet
- L-
- Closes Latch
- L+
- Opens Latch




► 16

CE-653 - Micropipeline Templates 24/2/2015

Two Phase Signaling




- ▶ Every Toggle on request => new data
- ▶ Seems to be faster (NRZ)
 - ▶ Not in general
- ▶ Seems to be low power
 - ▶ Not usually the case
- ▶ More complex Control
 - ▶ Data Validity coded in phase difference of Req & Ack




▶ 17

CE-653 - Micropipeline Templates 24/2/2015

Capture-Pass Data Latch



- ▶ Two-phase data-latch
 - ▶ Become transparent when a Pass "P" event occurs
 - ▶ Become opaque when a Capture "C" event occurs
 - ▶ Store data alternatively in top and bottom inverter loops




Too many
Transistors

▶ 18

CE-653 - Micropipeline Templates 24/2/2015

Two-Phase Micropipeline




- ▶ Simple version without Cd (C done), Pd (P done)
 - ▶ Little difference anyway in generating fake done signals (using delay elements)

▶ 19

CE-653 - Micropipeline Templates 24/2/2015

Two-phase Micropipeline Stage – with CP Latches




- ▶ Store data upon Lreq event when last Pass event is done
 - ▶ Ensure new store data only when old data is no longer needed
 - ▶ Identified by right hand side changing Rack indicating does not need data
 - ▶ Transition of Rack causes CP latch to go transparent
- ▶ Note two-phase protocol on Lreq/Lack and Rack/Req
 - ▶ Full-buffer handshaking!

▶ 20

CE-653 - Micropipeline Templates 24/2/2015

Two-phase Micropipeline Stage – with Transparent Latches




- ▶ Transparent Latches
 - ▶ Much smaller than CP latch
 - ▶ Level sensitive
 - ▶ Thus, we need to convert two-phase control to four-phase
- ▶ XOR acts as a two-phase to four-phase converter
- ▶ Toggle acts as a four-phase to two-phase converter

Overhead/bit?!

▶ 21

CE-653 - Micropipeline Templates 24/2/2015

Micropipeline 2-Phase PTnet including Latch Enable




- ▶ Multiple instantiations of L signal ($L/1, 2$)

▶ 22

CE-653 - Micropipeline Templates 24/2/2015

Micropipeline 2-Phase PTnet including Latch Enable and Single Latch Signal




- Note the AC Return from Choice/Choice Needed

► 23

CE-653 - Micropipeline Templates 24/2/2015

Two-phase Micropipeline Stage – with Double-Edge-Triggered FFs




- Efficient Double-Edge-Triggered FFs can also be used
- Buffer to FFs can be removed avoiding delay overhead

► 24


CE-653 - Micropipeline Templates 24/2/2015

Delay Line Design




► Symmetric

- Designed with an even # of inverters that model worst-case path delay through combinational logic



► Asymmetric

- Faster reset implemented by replacing some INVs with NANDs




► Other

- May also use re-create path of gates along critical path to better match delay

► 25

CE-653 - Micropipeline Templates 24/2/2015

Speculative Completion Sensing/Variable Latency



- *Enables data-dependent component delays in bundled-data environment*

► 26

CE-653 - Micropipeline Templates 24/2/2015



Micropipeline Pitfalls