Synchronous
Version
module ff(clk, left, right)
input clk;
input left;
output
reg right;
always
begin
`SYNC(clk);
right = left;
end
endmodule
}Central synchronizer
}`SYNC(clk)
4
CE-653 - Handshake Channel
Design