}Combines (Latch + Logic function) --less area
}Eliminates P-Network, PMOS is usually 2-3x larger than NMOS
}Equivalent functions have less load capacitance
}Equivalent functions are faster
}Allows for much more logic complexity with less latency (and energy)
}